


"Designed for Performance. Built on Trust"

 GAONCHIPS



Samsung Foundry Tier-1 Design Solution Partner

SAMSUNG Foundry
Project Tape-outs

Over **241**
Cum.

SAMSUNG Foundry
Technology Experience

Up to **2nm**
SF2/SF2P

SAMSUNG Foundry
Partnership

Over **12yrs**

Mass Production
Wafer Shipped

Over **17,400**
28 Project


Revenue from
AI/HPC & Automotive

Over **80%**

Revenue from
≤5nm Advanced Nodes


Over **50%**

End-to-End Execution



Engineering Depth

287+ Employees | 85%+ Engineers




Proven Across Key Markets



From Design Service to Total Silicon Solution Provider


One Partner from Architecture to Mass Production

RTL DESIGN & VERIFICATION




- System Architect
- IP Integration & DV
- FPGA/Emulator Prototyping
- Firmware, Device Driver, BSP
- ISO26262 -compliant Design
- Safety Mechanism

xPU HARDENING




- Systematic Hardening Flow
- Physical-Aware Synthesis
- Broad Arm Processor Experiences

PHYSICAL IMPLEMENTATION




- DFT (SCAN/BIST/JTAG)
- Low Power Design (Clock/Power Gating, SAIF, DVFS, etc.)
- High coverage DFT
- In-system Test

PHYSICAL DESIGN



- Full-Chip Floor Plan
- Physical Layout
- Advanced CTS (for Big-Dies)
- On-chip EM/IR Analysis
- Interposer Design

PKG & TEST



- Package Design Guidelines
- Off-chip PI/SI Analysis
- Test Vector generation
- ATE set-up
- Qualification & Reliability
- AEC-Q100

MASS PRODUCTION



- Full-Turnkey Business (Wafer + PKG + TEST)
- SCM
- eFA/pFA
- IATF16949, PPAP

*Automotive-grade Solutions

Integrated Engineering & Execution by **GAONCHIPS**

Connected Partnership Ecosystem

One Partner · One Interface · One Connected Ecosystem

Integrated ecosystem enabling full-service ASIC execution through GAONCHIPS



Single Interface



- Faster Time to Market
- Lower Execution Risk
- Turn-key Silicon Delivery

Design Ecosystem

EDA · IP · Verification



Foundry & Advanced Manufacturing

Samsung Foundry



Foundry



Advanced Packaging




Memory



Package, Test & Validation

Bump · Package · Test · Validation



Bump



Package



Test



EVB/FPGA



Qual Certification



Differentiated Engineering Expertise Built Through Proven Execution


AI/HPC

*"The Gateway to
Advanced Node & Packaging"*

Scale Complexity

Big-Die + Advanced Package Design

- 800mm²+ Reticle-Limit Design
- 1kW-Class Power Delivery
- 2.5D/3D Package · HBM Integration



Reticle-Limit (8xx mm²)


Edge AI

*"Accelerating Time-to-Market
for On-Device / Physical AI"*

Optimize Efficiency

Full-Stack Low Power Design Flow:

- Si-Proven AI Platform: GP1000™
- AI-Driven Physical Design Methodology
- Early Power / Performance Estimation




Automotive

*"Proven Reliability for
the Next-Gen SDV Era"*

Assure Reliability

Proven Mass Production Track Record

- Long-term Global OEM Partner (8/5nm)
- Turn-key Design / Advanced DFT
- arm Automotive Project Partner





High-growth market-oriented project portfolio

Automotive Heritage with various design experiences and competitiveness
(Robust Design, Advanced DFT (Inc. In-system Test), Etc.)
Ramp up the AI-enabled HPC market

2nm

The world's largest AI accelerator @ Samsung 2nm GAA process



8xx mm² Reticle-limited Die Size
+15 Billion Gate Counts, +3 Billion Instances

2.5D Package with HBM3E x4
32GB x4, 9.2Gbps, Off-chip PI/SI Sign-off

Advanced Physical Implementation
ML* based Physical Implementation, Advanced CTS, Source synchronous clocking, etc.
* Machine learning


Samsung's 2.5D Package Technology
I-Cube5™

5nm

Marks a Magnificent Step in Cutting-Edge Solutions
DX-M1: Ultra Efficient AI Chip Wins CES Innovation Award



DEEPIX DX-M1



8nm

Telechips TCC807x

Mid-Low Infotainment/Cockpit Solution
Hypervisor-less, SDR(Software Defined Radio), STR

Dolphin5



AVN CLUSTER HUD HVAC RSE DVRS DMS/IMS Parking Assist

Infotainment ADAS

14nm

Driving Innovation in Next-Generation ADAS Processor
APACHE6: Advancing Safe Autonomous Driving




nextchip

AUTO PARKING DEEP LEARNING FOR RECOGNITION Path planning and Maneuvering

Domain controller for Euro NCAP-ready ADAS L2/L2+ Solution

Proven Execution at the Leading Edge

Real-World Samsung Foundry 2nm GAA · Reticle-Limit AI/HPC · Advanced 2.5D/HBM



8xx mm²
Die Area

15 Billion
Total Gate Count

3 Billion
Total Instances

**Advanced
2.5D Integration**
Turnkey Solution with
integrated Si-interposer

**Forefront of
Next Gen. Process**
Samsung Foundry
2nm Gate-All- Around

**AI-Driven
Optimization**
Enhancing Chip Design
with LLMs & Generative AI

Key Implementation Feature

Reticle-limited Large-die Implementation

- HW/SW infrastructure for extremely large-scale design
- Distributed computing, Advanced CTS, ML based optimization, etc.


2.5D Off-Chip PI/SI signoff

- interposer-inclusive HBM interface validation up to 9.6Gbps

Source Synchronous clocking

- Low latency / High performance across the NoC

GP1000™ AI/HPC Platform



Main Features

Management Core




Die to Die Interface



Memory

LPDDR5x
(up to 32-bit x 8-ch)
HBM3E (up to 4ea)

System BUS



FlexNoC

Security

Caliptra, IDE for PCIe

Advanced Interface

PCIe Gen5

Deliverables & Support

for Evaluation

- Encrypted RTL
- Device Driver
- FPGA Prototyping @Zephyr OS Embedded

for Production (Turnkey)

- 2.5D/3D Advanced PKG & Interposer Design
- PI/SI Analysis
- Memory (HBM)

Global Network

U.S. Office

San Jose, CA

Korea HQ / R&D Center

Pangyo, Korea

Japan Office

Tokyo, Japan

China Office

Shanghai, China

One Team, One GAONCHIPS

Seamless collaboration from engagement to execution

America in San Jose



Korea R&D Center / HQ in Pangyo



Engineering Execution Hub

China in Shanghai



Japan in Tokyo



More information

SCAN
To Save



"Designed for Performance. Built on Trust"



GAONCHIPS

Contact Us

www.GAONCHIPS.com

KOREA HQ

Semiplex Tower N-4F, 26, Geumto-ro 40beon-gil, Sujeong-gu, Seongnam-si, Gyeonggi-do
Tel +82-31-697-8267 Fax +82-31-702-7023 e-mail business@gaonchips.com

AMERICA Office

3003 North First Street # 302, San Jose, California 95134
e-mail gaon_us@gaonchips.com

JAPAN Office

1603, Mita Kokusai Building, 1-4-28 Mita, Minato-ku, Tokyo
Tel +81-03-4500-8667 e-mail gaon_japan@gaonchips.com

CHINA Office

1101, No. 10, Lane 2777, Jinxiu East Road, China (Shanghai) Pilot Free Trade Zone
e-mail gaon_china@gaonchips.com